Showing 329–336 of 844 results
We’ve gathered all of the features that you might need in order to make your store online in this theme.
The 74LS107 designed as a JK Flip-Flop with individual J, K, Direct Clear, and Clock Pulse inputs. The Output changes are initiated by the HIGH-to-LOW transition of the clock. The J and K inputs must be stable one setup time before the high-to-low clock transition for predictable operation. The 74LS107 IC features a wide selection of working voltage, a good range of…
The 74LS14 contains six independent gates each of which performs the logic INVERT function. Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing, jitter free output. Features:- • Six Independent INVERT Gates • Standard Pin Configuration • Fast Switching Times • Operating Temperature up to 70°C • Standard TTL…
74LS161 4-Bit Binary Counter IC circuit designed as a synchronous reversible up-down counter. These synchronous, presettable counters provide an internal carry look-ahead feature for application in high-speed counting designs. The carry output decoded via a NOR gate. Thus preventing spikes during the normal counting mode of operation 74LS161 comes with a 4-bit binary counter in…
The 74LS32 is a 14 Pin Quad 2-Input OR Gate IC. The 74LS32 provides four independent 2-input OR gates with standard push-pull outputs. The device is designed for operation with a power supply range of 2.0V to 6.0V. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. Features:- …
The 74LS47 accepts four lines of BCD (8421) input data, generates their complements internally and decodes the data with seven AND/OR gates having open-collector outputs to drive indicator segments directly. Each segment output is guaranteed to sink 24 mA in the ON (LOW) state and withstand 15V in the OFF (HIGH) state with a maximum…
The 74LS73 device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock…
The 74LS76 offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long as minimum…
Description The SN54/74LS92 is high-speed 4-bit ripple type counters partitioned into two sections. One counter has a divide-by-two section and another counter has a divide-by-six section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to CP) to form modulo-12 counters. The counter…

Copyright © 2021 - Venam All Rights Reserved.